SYMBOLIC ANALYSIS AND REDUCTION OF VLSI CIRCUITS by Zhanhai Qin, Chung-Kuan Cheng ( 9780387239040 )

Item Details

Title:

SYMBOLIC ANALYSIS AND REDUCTION OF VLSI CIRCUITS

By:

Format:

Hardback

List price:	£119.99
We currently do not stock this item, please contact the publisher directly for further information.

ISBN 10:

0387239049

ISBN 13:

9780387239040

Publisher:

SPRINGER-VERLAG NEW YORK INC.

Pub. date:

15 December, 2004

Edition:

2005 ed.

Pages:

284

Description:

Symbolic analysis is an intriguing topic in VLSI designs. This book deals with the basics of circuit analysis in time domain and in s domain. It focuses on the techniques for parasitic reduction. It discusses symbolic generation of the determinants and cofactors for the application to analog designs.

Synopsis:

Symbolic analysis is an intriguing topic in VLSI designs.The analysis methods are crucial for the applications to the parasitic reduction and analog circuit evaluation. However, analyzing circuits symbolically remains a challenging research issue. Therefore, in this book, we survey the recent results as the progress of on-going works rather than as the solution of the field.For parasitic reduction, we approximate a huge amount of electrical parameters into a simplified RLC network. This reduction allows us to handle very large integrated circuits with given memory capacity and CPU time. A symbolic analysis approach reduces the circuit according to the network topology. Thus, the designer can maintain the meaning of the original network and perform the analysis hierarchically.For analog circuit designs, symbolic analysis provides the relation between the tunable parameters and the characteristics of the circuit. The analysis allows us to optimize the circuit behavior.The book is divided into three parts. Part I touches on the basics of circuit analysis in time domain and in s domain. For an s domain expression, the Taylor's expansion with s approaching infinity is equivalent to the time domain solution after the inverse Laplace transform. On the other hand, the Taylor's expansion when s approaches zero derives the moments of the output responses in time domain.Part II focuses on the techniques for parasitic reduction.In Chapter 2, we present the approximation methods to matchthe first few moments with reduced circuit orders.In Chapter 3, we apply the Y-Delta transformation to reduce the dynamic linear network. The method finds the exact values of the low order coefficients of the numerator and denominator of the transfer function and thus matches part of the moments. In Chapter 4, we handle two major issues of the Y-Deltatransformation: common factors in fractional expressions and round-off errors. Chapter 5 explains the stability of the reduced expression, in particular the Ruth-Hurwitz Criterion. We make an effort to describe the proof of the Criterion because the details are omitted in most of the contemporary textbooks. In Chapter 6, we present techniques to synthesize circuits to approximate the reduced expressions after the transformation.In Part III, we discuss symbolic generation of the determinants and cofactors for the application to analog designs. In Chapter 7, we depict the classical topological analysis approach. In Chapter 8, we describe a determinant decision diagram approach that exploits the sparsity of the matrix to accelerate the computation. In Chapter 9, we take only significant terms when we search through determinant decision diagram to approximate the solution.In Chapter 10, we extend the determinant decision diagramto a hierarchical model. The construction of the modules through the hierarchy is similar to the Y-Delta transformation in the sense that a byproduct of common factors appears in the numerator and denominator. Therefore, we describe the method to prune the common factors.

Illustrations:

4 Tables, black and white; XXIV, 284 p.

Publication:

Imprint:

Springer-Verlag New York Inc.

Returns:

Returnable

Some other items by this author:

ADVANCED MODEL ORDER REDUCTION TECHNIQUES IN VLSI DESIGN

ADVANCED MODEL ORDER REDUCTION TECHNIQUES IN VLSI DESIGN (HB)

ADVANCED MODEL ORDER REDUCTION TECHNIQUES IN VLSI DESIGN (PB)

ADVANCED SYMBOLIC ANALYSIS FOR VLSI SYSTEMS (HB)