LA PROSE LATINE; COMPRENANT QUATRE PARTIES by Allan Gottlieb, L Reniez ( 9781153526050 )

Item Details

Title:

LA PROSE LATINE; COMPRENANT QUATRE PARTIES
1O LE MOT LATIN; 2O LA TOURNURE LATINE; 3O LA CONSTRUCTION LATINE; 4O LA PERIODE LATINE

By:

Allan Gottlieb, L Reniez

Format:

Paperback / softback

List price:	£14.50
We believe that this item is permanently unavailable, and so we cannot source it.

ISBN 10:

1153526050

ISBN 13:

9781153526050

Publisher:

RAREBOOKSCLUB.COM

Pub. date:

1 January, 2013

Pages:

Language:

English & French

Illustrations:

black & white illustrations

Publication:

Imprint:

Rarebooksclub.com

Returns:

Non-returnable

Some other items by this author:

AN OVERVIEW OF THE NYU ULTRACOMPUTER PROJECT (CLASSIC REPRINT)

COMPARING THE NYU ULTRACOMPUTER WITH OTHER LARGE-SCALE PARALLEL PROCESSORS (CLASSIC REPRINT)

CONSIDERATIONS FOR MASSIVELY PARALLEL UNIX SYSTEMS ON THE NYU ULTRACOMPUTER AND IBM RP3

CONSIDERATIONS FOR MASSIVELY PARALLEL UNIX SYSTEMS ON THE NYU ULTRACOMPUTER AND IBM RP3 (HB)

DESIGNING VLSI NETWORK NODES TO REDUCE MEMORY TRAFFIC IN A SHARED MEMORY PARALLEL COMPUTER

DESIGNING VLSI NETWORK NODES TO REDUCE MEMORY TRAFFIC IN A SHARED MEMORY PARALLEL COMPUTER (HB)

LA PROSE LATINE

NETWORKS AND ALGORITHMS FOR VERY LARGE SCALE PARALLEL COMPUTATION

NETWORKS AND ALGORITHMS FOR VERY LARGE SCALE PARALLEL COMPUTATION (CLASSIC REPRINT)

NETWORKS AND ALGORITHMS FOR VERY LARGE SCALE PARALLEL COMPUTATION (HB)

OPERATING SYSTEM CONSIDERATIONS FOR LARGE-SCALE MIMD MACHINES

OPERATING SYSTEM CONSIDERATIONS FOR LARGE-SCALE MIMD MACHINES (HB)

THE NYU ULTRACOMPUTER - DESIGNING AN MIMD SHARED MEMORY PARALLEL MACHINE

THE NYU ULTRACOMPUTER - DESIGNING AN MIMD SHARED MEMORY PARALLEL MACHINE (HB)

THE NYU ULTRACOMPUTER -- A GENERAL-PURPOSE PARALLEL PROCESSOR

THE NYU ULTRACOMPUTER -- A GENERAL-PURPOSE PARALLEL PROCESSOR (HB)

THE NYU ULTRACOMPUTER A GENERAL-PURPOSE PARALLEL PROCESSOR (CLASSIC REPRINT)

THE NYU ULTRACOMPUTER DESIGNING A MIMD SHARED MEMORY PARALLEL MACHINE (CLASSIC REPRINT)

USING VLSI TO REDUCE SERIALIZATION AND MEMORY TRAFFIC IN SHARED MEMORY PARALLEL COMPUTERS

USING VLSI TO REDUCE SERIALIZATION AND MEMORY TRAFFIC IN SHARED MEMORY PARALLEL COMPUTERS (HB)

WASHCLOTH - THE LOGICAL SUCCESSOR TO SOAPSUDS

WASHCLOTH - THE LOGICAL SUCCESSOR TO SOAPSUDS (HB)

WASHCLOTH THE LOGICAL SUCCESSOR TO SOAPSUDS (CLASSIC REPRINT)

Information provided by www.pickabook.co.uk