LOGIC SYNTHESIS FOR FIELD-PROGRAMMABLE GATE ARRAYS by Rajeev Murgai, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli ( 9781461359944 )

Item Details

Title:

LOGIC SYNTHESIS FOR FIELD-PROGRAMMABLE GATE ARRAYS

By:

Rajeev Murgai, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli

Format:

Paperback

List price:	£109.99
We currently do not stock this item, please contact the publisher directly for further information.

ISBN 10:

1461359945

ISBN 13:

9781461359944

Publisher:

SPRINGER-VERLAG NEW YORK INC.

Pub. date:

8 October, 2012

Edition:

Softcover reprint of the original 1st ed. 1995

Series:

The Springer International Series in Engineering and Computer Science 324

Pages:

427

Synopsis:

Short turnaround has become critical in the design of electronic systems. Software- programmable components such as microprocessors and digital signal processors have been used extensively in such systems since they allow rapid design revisions. However, the inherent performance limitations of software-programmable systems mean that they are inadequate for high-performance designs. Designers thus turned to gate arrays as a solution. User-programmable gate arrays (field-programmable gate arrays, FPGAs) have recently emerged and are changing the way electronic systems are designed and implemented. The growing complexity of the logic circuits that can be packed onto an FPGA chip means that it has become important to have automatic synthesis tools that implement logic functions on these architectures. Logic Synthesis for Field-Programmable Gate Arrays describes logic synthesis for both look-up table (LUT) and multiplexor-based architectures, with a balanced presentation of existing techniques together with algorithms and the system developed by the authors. Audience: A useful reference for VLSI designers, developers of computer-aided design tools, and anyone involved in or with FPGAs.

Illustrations:

XVII, 427 p.

Publication:

Imprint:

Springer-Verlag New York Inc.

Returns:

Returnable

Some other items by this author:

ALGORITHMS FOR SYNTHESIS AND TESTING OF ASYNCHRONOUS CIRCUITS (HB)

ALGORITHMS FOR SYNTHESIS AND TESTING OF ASYNCHRONOUS CIRCUITS (PB)

CROSS-TALK NOISE IMMUNE VLSI DESIGN USING REGULAR LAYOUT FABRICS (HB)

CROSS-TALK NOISE IMMUNE VLSI DESIGN USING REGULAR LAYOUT FABRICS (PB)