LOGIC MINIMIZATION ALGORITHMS FOR VLSI SYNTHESIS by Robert K. Brayton, Gary D. Hachtel, C. McMullen ( 9781461297840 )

Item Details

Title:

LOGIC MINIMIZATION ALGORITHMS FOR VLSI SYNTHESIS

By:

Robert K. Brayton, Gary D. Hachtel, C. McMullen

Format:

Paperback

List price:	£109.99
We currently do not stock this item, please contact the publisher directly for further information.

ISBN 10:

1461297842

ISBN 13:

9781461297840

Publisher:

SPRINGER-VERLAG NEW YORK INC.

Pub. date:

17 September, 2011

Edition:

Softcover reprint of the original 1st ed. 1984

Series:

The Springer International Series in Engineering and Computer Science 2

Pages:

194

Description:

The fruits of this investigation were surprisingly abundant: it was apparent from an initial implementation of recursive logic minimiza- tion (ESPRESSO-I) that, if we merged our new results into a two-level minimization program, an important step forward in automatic logic synthesis could result.

Synopsis:

The roots of the project which culminates with the writing of this book can be traced to the work on logic synthesis started in 1979 at the IBM Watson Research Center and at University of California, Berkeley. During the preliminary phases of these projects, the impor- tance of logic minimization for the synthesis of area and performance effective circuits clearly emerged. In 1980, Richard Newton stirred our interest by pointing out new heuristic algorithms for two-level logic minimization and the potential for improving upon existing approaches. In the summer of 1981, the authors organized and participated in a seminar on logic manipulation at IBM Research. One of the goals of the seminar was to study the literature on logic minimization and to look at heuristic algorithms from a fundamental and comparative point of view. The fruits of this investigation were surprisingly abundant: it was apparent from an initial implementation of recursive logic minimiza- tion (ESPRESSO-I) that, if we merged our new results into a two-level minimization program, an important step forward in automatic logic synthesis could result. ESPRESSO-II was born and an APL implemen- tation was created in the summer of 1982. The results of preliminary tests on a fairly large set of industrial examples were good enough to justify the publication of our algorithms. It is hoped that the strength and speed of our minimizer warrant its Italian name, which denotes both express delivery and a specially-brewed black coffee.

Illustrations:

XII, 194 p.

Publication:

Imprint:

Springer-Verlag New York Inc.

Returns:

Returnable

Some other items by this author:

ABSTRACTION REFINEMENT FOR LARGE SCALE MODEL CHECKING (HB)

ABSTRACTION REFINEMENT FOR LARGE SCALE MODEL CHECKING (PB)

CROSS-TALK NOISE IMMUNE VLSI DESIGN USING REGULAR LAYOUT FABRICS (HB)

CROSS-TALK NOISE IMMUNE VLSI DESIGN USING REGULAR LAYOUT FABRICS (PB)